Abstract-Channel-stacked 3D NAND flash memory is very promising candidate for the next-generation NAND flash memory. However, there is an inherent issue on cell size variation between stacked channels due to the declined etch slope. In this paper, the effect of the cell variation on the incremental step pulse programming (ISPP) characteristics is studied with 3D TCAD simulation. The ISPP slope degradation of elliptical channel is investigated. To solve that problem, a new programming method is proposed, and we can alleviate the V T variation among cells and reduce the total programming time.
I. INTRODUCTION
With the exploding demand for mobile devices, the market of NAND flash memory devices have expanded dramatically. And, device scaling have been carried out aggresively in recent years to keep up with the demand of ultra storage capacity. However, the limitation of photolithography techonology and interference between cells hinder further scaling. To overcome NAND scaling issues, three-dimensional (3D) stacked NAND array has been considered as a breakthrough. A number of 3D stacked NAND array architectures have been reported [1] [2] [3] [4] , and chnnel stacked array architecture is one of the representative architectures, which features single crystalline silicon channel and Gate-All-Around (GAA) structure. Although its high on-current level and device scalability is demonstrated, there is an issue on cell size variation between layers induced by the etch slope. Because electric field is inversely proportional to the radius of cylindrical channel, program speed variation occurs beteen stacked layers.
The incremental step pulse programming (ISPP) is a universal program method in conventional NAND flash memories to achieve a tight V TH control for multi-level cell (MLC) technology [5] . In this paper, the incremental-step-pulse programming (ISPP) characteristics of the channel stacked array structure are investigated by 3D TCAD simulation. Also, a new programming method is proposed to alleviate the V TH variation problem of stacked cells. Fig. 1 shows the cross-sectional FESEM (Field Emission Scanning Electron Microscope) images of the fabricated STacked ARray (STAR) devices having Sinanowire channel and GAA structure [4] . Due to the declined etch slope, the cross sections of the stacked channels are not circular but elliptical with different geometry eccentricity.
II. CHANNEL-STACKED ARRAY
To 
III. ISPP CHARACTERISTICS
The program operation of NAND flash memory is composed of several program pulse steps. For FN tunneling used as programming mechanism, the gate voltage of the program pulse V pp is increased by a constant value V step after each program step as shown in Fig. 2(a) . Therefore, this programming scheme is called Incremental Step Pulse Programming (ISPP) [5] .
Basically, the cell's V TH shift (ΔV TH ) by one programming pulse is equal to V step due to the self limitation of the tunneling current. Therefore, ISPP slope in the graph of V TH vs. Pulse is 1 as indicated in Fig. 2(b) . Fig. 3 shows ISPP characteristic of circular and elliptic channels. The ISPP slope of circular channel is ~1. However, the ISPP characteristic of elliptic channel is different from that of circular channel. In the early state (State I), the ISPP slope is significantly degraded (~0.5). After 5~6 programming pulses, the ISPP efficiency recovers with ISPP slope of ~1 (State II).
The ISPP slope degradation of elliptical channel becomes more severe as the eccentricity of elliptical channel increases (Fig. 4) .
In order to understand the degradation of ISPP slope in the elliptic channel, the electron trapped charge distribution and channel current behavior are analyzed as shown in Figs. 5 and 6.
In the early ISPP state (State I), the trapped electron distribution along the nitride layer is asymmetric owing to the different electric field concentrations near the major and minor axes. The curvature of the nitride trapping layer near the minor axis is smaller than that of the layer near the major axis. Consequently, more electrons are trapped in the nitride layer near the major axis due to the higher gate field concentration. In this situation, the device is controlled by the local minimum V TH regions near the minor axis where less localized trapped charge makes channel inversion easier than the region higher V TH regions near the major axis. Therefore, when the elliptical channel flash device is turned on, the channel current congregates in the vicinity of the minor axis as shown in Fig. 6 . The charge of trapped electrons by ISPP cannot influence the entire channel region, which leads to the ISPP slope degradation. For larger eccentricity, the ISPP slope degradation is more significant since the localized electron trapping and channel current distribution becomes more intensified.
In the later ISPP state (State II), the already trapped charge decreases the electric field between the gate and the channel and the difference of electric field concentrations originated from the curvature difference disappears. As shown in Fig. 5 , the electrons are trapped in the entire nitride region. Thus, bit line current flows through the entire channel region. When this self-leveling of local electric field is complete, the ISPP slope recovers to ~1.
V. NEW PROGRAMMING METHOD TO REDUCE PROGRAM TIME
In order to control the programmed V TH of the NAND flash memory cell, a bit-by-bit program verify algorithm is used. The ISPP operation is split into several program pulse steps with a V TH verification operation in between.
If the V TH of a cell is detected above a target verify level, further ISPP of this single cell will be prohibited by setting a program inhibit condition. And, ISPP with verification algorithm continues until all selected cells have their target V TH level. Therefore, the total program time of NAND flash array is determined by the slowest cell.
In 3D NAND flash memory with channel stacked array, the cell on the ground floor with the highest eccentricity will be the slowest cell due to the most severe ISPP slope degradation. As a consequence, ISPP slope degradation of elliptical cell affects the program speed most significantly. Also, additional programming pulses for programming of slowest cell aggravate program disturbance on the already programmed cells. To solve this disadvantage of channel stacked 3D NAND flash memory, a new programming method which can reduce the program time of the slowest elliptical cell is needed.
The total V TH shift of ISPP algorithm can be expressed by 
where ΔV TH (first-pulse) is the V TH shift by first ISPP pulse, and N is the total number of ISPP pulses. According to Eq. (1), the program time to reach the target V TH level can be reduced by increasing the starting program voltage or ISPP slope. As the starting program voltage is higher, the ΔV TH (first-pulse) increases as shown in Fig. 7 . However, ISPP slope is constant regardless of the starting program voltage.
Because ΔV TH (first-pulse) is determined by electric field between gate and channel potential, we can also modulate ΔV TH (first-pulse) by applying BL voltage to channel as indicated in Fig. 8 .
During the program operation in conventional planar NAND flash array, all BLs of selected strings are biased with 0 V [5] . On the other hand, each stacked channel in our proposed Channel STacked ARray (CSTAR) structure [4] is connected with different BL as depicted in Fig. 9(a) . We can compensate the program speed variation by applying adaptive BL voltage to each layer with high start program voltage as indicated in Fig. 9(b) and Table 1 . The start program voltage is usually determined to prevent the fastest cell (the upper cell) exceeding the target V TH level by just one ISPP pulse. To maintain the program speed of the upper cell, the highest BL voltage is applied to BL4.
Using this new programming method, we can reduce the program speed variation as shown in Fig. 10 . Also, we can obtain better program speed performance by reducing the total program pulses (~25%) as indicated in Fig. 11 . 
VI. CONCLUSION
We investigate the effect of the cell variation on the program speed when ISPP is applied with 3D TCAD simulation. When the eccentricity of the cross-section of elliptical channel increases, the ISPP slope degradation of early program state becomes severe. If there is the difference of program speed among cells in different layers, it induces cell V TH variation, which require additional program time. To alleviate cell V TH variation, a new programming method is proposed, and the V TH variation among cells is shown to be compensated. 
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